请选择 进入手机版 | 继续访问电脑版

手机数码

    今日:301| 主题:42932
收藏本版 (4)
手机、平板、VR等3C数码产品的交流.

[其他] New PC industry consortium to develop next-gen memory interconnect

[复制链接]
伴我╮別絆我 发表于 2016-10-14 02:53:22
238 2

立即注册CoLaBug.com会员,免费获得投稿人的专业资料,享用更多功能,玩转个人品牌!

您需要 登录 才可以下载或查看,没有帐号?立即注册

x

New PC industry consortium to develop next-gen memory interconnect

New PC industry consortium to develop next-gen memory interconnect

  The entire computing industry has a memory problem, and a new consortium of industry partners, dubbed Gen-Z , hopes to solve it. For decades, DRAM has driven virtually every segment of the computing market, from smartphones to supercomputers, but new classes of memory devices already threaten that dominance. What’s needed is a new memory interface that can tie these various components together, and that’s where Gen-Z comes in.
  

New PC industry consortium to develop next-gen memory interconnect

New PC industry consortium to develop next-gen memory interconnect

  Some of the problems with DRAM performance scaling are long-standing, well-known issues . Generally speaking, the amount of bandwidth available per core has continued to decrease, despite the advent of DDR4. Consider the difference between Intel’s Core i7-6950X, with 10 CPU cores and a total bandwidth of 76.8GB/s when using DDR4-2400 versus the Core i7-4960X, with six cores and 59.7GB/s of DDR3-1866. The total bandwidth available to the Core i7-6950X is higher, by nearly 30% — but the 6950X also has 10 cores and 20 threads, compared with the 4960X’s six cores and 12 threads. Total bandwidth per core has indeed gone down — from 9.95GB/s per core for the 4960X to 7.68GB/s per core for the 6950X.
This difference persists even if we assume the user steps outside Intel’s official specs and uses the highest-end RAM realistically available. A quad-channel Core i7-4960X with DDR3-3100 would offer 99.2GB/s of bandwidth (16.5GB/s of bandwidth per core) while a Core i7-6950X with DDR4-4266 offers 136.51GB/s of bandwidth, or 13.65GB/s per core. No matter which components you choose, the amount of bandwidth available per core is going down.
So instead of just beating our heads against that fundamental limit, Gen-Z wants to beef up the performance of next-generation interconnects that might be used to tap these emerging types of memory — some of which need to be connected in ways not covered by current standards.
  

New PC industry consortium to develop next-gen memory interconnect

New PC industry consortium to develop next-gen memory interconnect

Today, the majority of systems contain DRAM and some type of storage, be that HDD or SSD. That’s going to start changing in the not-too-distant future, as High Bandwidth Memory (HBM), Hybrid Memory Cube (HMC), and Managed DRAM are all more widely adopted. Other technologies, like Resistive RAM (RRAM), 3D XPoint (aka Intel’s Optane), magnetic RAM (MRAM) and low-latency NAND will all be deployed in various systems and components. The goal of Gen-Z as stated is to build a “memory semantic fabric” that handles communications as memory operations with sub-microsecond latencies, from the time the CPU issues a load command to the time data is actually stored in a register.
  

New PC industry consortium to develop next-gen memory interconnect

New PC industry consortium to develop next-gen memory interconnect

That Gen-Z is talking about sub-microsecond latencies leaves a lot of room for speculation as far as final performance is concerned. DRAM is technically a sub-microsecond memory, but we typically measure DRAM latency in tens to hundreds of nanoseconds (the exact number depends on the type of operation being measured, the DRAM’s timing, and the speed of the integrated memory controller on-board the CPU). Gen-Z could offer substantially faster performance for certain kids of attached hardware scenarios than equivalent standards today — particularly when compared with existing interconnect standards, which are often much slower than DRAM.
  

New PC industry consortium to develop next-gen memory interconnect

New PC industry consortium to develop next-gen memory interconnect

The long-term goal of Gen-Z is to tie the entire attached ecosystem of products together on a single open standard that can support sub-100ns load-to-use memory latencies in at least some cases. This will be at least partly determined by which type of memory is being discussed, which is probably one reason why the Gen-Z presentation doesn’t contain a lot of hard figures. A number of significant companies are backing the initiative, including AMD, ARM, Broadcom, Cray, Dell, HP, Huawei, Micron, Samsung, SK Hynix, and Xylinx.
The one major company missing is one you might expect to lead such an endeavor: Intel. With upwards of 98% of the server and enterprise markets, Intel hardware is what you would expect these new memory standards to all be compatible with. Even if you think AMD and ARM are poised to seize significant chunks of the data center market, such growth takes years to build. Enterprise giant Cisco is also nowhere to be found. More details and specification information are expected before the end of the year, implying this project has already been in the works for quite some time.



上一篇:Sony's new PlayStation 4 VR headset is out now — here's everything yo
下一篇:LG to Launch Their 15W Wireless Charger This Month
崔颖 发表于 2016-11-21 11:22:42
友情提示:由于此用户的签名太过于个性而被系统自动屏蔽
回复 支持 反对

使用道具 举报

忘情冷雨夜 发表于 2016-11-21 17:18:47
来自火星的忘情冷雨夜留名
回复 支持 反对

使用道具 举报

*滑动验证:
您需要登录后才可以回帖 登录 | 立即注册

本版积分规则

我要投稿

推荐阅读

扫码访问 @iTTTTT瑞翔 的微博
回页顶回复上一篇下一篇回列表
手机版/CoLaBug.com ( 粤ICP备05003221号 | 文网文[2010]257号 )

© 2001-2017 Comsenz Inc. Design: Dean. DiscuzFans.

返回顶部 返回列表